Atty Dkt No.: ROC920010209US1 Express Mail No. EV041915992US

CACHE LINE PURGE AND UPDATE INSTRUCTION

ARSTRACT OF THE DISCLOSURE

A method and apparatus for purging a cache line from an issuing processor and sending the cache line to the cache of one or more processors in a multi-processor shared memory computer system. The method and apparatus enables cache line data to be moved from one processor to another before the receiving processor needs the data thus preventing the receiving processor from incurring a cache miss event.

T:\Clients\IBM\K10209-rw\pto\IBM K1 0209d.doc